Saturated core transformer sim

This commit is contained in:
Zychlix 2026-04-01 14:19:05 +02:00
parent 97a4b25c0d
commit 77ad73ca12
5 changed files with 252 additions and 0 deletions

206
transformer.asc Normal file
View File

@ -0,0 +1,206 @@
Version 4
SHEET 1 1684 804
WIRE 1200 -48 1120 -48
WIRE 1568 -48 1488 -48
WIRE 1120 0 1120 -48
WIRE 1200 0 1200 -48
WIRE 1488 0 1488 -48
WIRE 1568 0 1568 -48
WIRE -192 32 -224 32
WIRE -80 32 -112 32
WIRE -32 32 -80 32
WIRE 16 32 -32 32
WIRE 96 32 16 32
WIRE 224 32 160 32
WIRE 320 32 224 32
WIRE 432 32 320 32
WIRE 496 32 432 32
WIRE 640 32 560 32
WIRE 816 32 640 32
WIRE 320 48 320 32
WIRE 96 80 96 32
WIRE 560 80 560 32
WIRE 160 96 160 32
WIRE 160 96 144 96
WIRE 496 96 496 32
WIRE 512 96 496 96
WIRE 1120 112 1120 80
WIRE 1200 112 1200 80
WIRE 1488 112 1488 80
WIRE 1568 112 1568 80
WIRE -80 128 -80 32
WIRE 816 128 816 32
WIRE -224 144 -224 32
WIRE 320 144 320 128
WIRE 320 144 144 144
WIRE 512 144 320 144
WIRE 224 208 224 32
WIRE 432 208 432 32
WIRE 16 224 16 32
WIRE 176 224 16 224
WIRE 640 224 640 32
WIRE 640 224 480 224
WIRE 176 272 16 272
WIRE 640 272 480 272
WIRE -224 336 -224 224
WIRE -80 336 -80 208
WIRE -80 336 -224 336
WIRE 16 336 16 272
WIRE 16 336 -80 336
WIRE 96 336 96 160
WIRE 96 336 16 336
WIRE 224 336 224 288
WIRE 320 336 320 144
WIRE 320 336 224 336
WIRE 432 336 432 288
WIRE 432 336 320 336
WIRE 560 336 560 160
WIRE 640 336 640 272
WIRE 640 336 560 336
WIRE 816 336 816 208
WIRE 816 336 640 336
WIRE -224 352 -224 336
WIRE 320 352 320 336
WIRE 816 352 816 336
WIRE -32 416 -32 32
WIRE 16 416 -32 416
WIRE 96 416 16 416
WIRE 224 416 160 416
WIRE 320 416 224 416
WIRE 432 416 320 416
WIRE 496 416 432 416
WIRE 640 416 560 416
WIRE 816 416 640 416
WIRE 320 432 320 416
WIRE 96 464 96 416
WIRE 560 464 560 416
WIRE 160 480 160 416
WIRE 160 480 144 480
WIRE 496 480 496 416
WIRE 512 480 496 480
WIRE 320 528 320 512
WIRE 320 528 144 528
WIRE 512 528 320 528
WIRE 816 528 816 416
WIRE 224 592 224 416
WIRE 432 592 432 416
WIRE 16 608 16 416
WIRE 176 608 16 608
WIRE 640 608 640 416
WIRE 640 608 480 608
WIRE 176 656 16 656
WIRE 640 656 480 656
WIRE -80 720 -80 336
WIRE 16 720 16 656
WIRE 16 720 -80 720
WIRE 96 720 96 544
WIRE 96 720 16 720
WIRE 224 720 224 672
WIRE 320 720 320 528
WIRE 320 720 224 720
WIRE 432 720 432 672
WIRE 432 720 320 720
WIRE 560 720 560 544
WIRE 640 720 640 656
WIRE 640 720 560 720
WIRE 816 720 816 608
WIRE 816 720 640 720
WIRE 320 736 320 720
WIRE 816 736 816 720
FLAG 320 352 0
FLAG 320 736 0
FLAG 816 352 0
FLAG 816 736 0
FLAG -224 352 0
FLAG -80 32 Vprim
FLAG 1120 112 0
FLAG 1200 112 0
FLAG 1488 112 0
FLAG 1568 112 0
FLAG 1200 -48 B
FLAG 1568 -48 H
SYMBOL g 96 64 M0
SYMATTR InstName G1
SYMATTR Value 1
SYMBOL g 224 192 R0
SYMATTR InstName G2
SYMATTR Value 1
SYMBOL g2 560 176 M180
SYMATTR InstName G4
SYMATTR Value {Ns}
SYMBOL g2 432 304 R180
SYMATTR InstName G5
SYMATTR Value {Ns}
SYMBOL res 304 32 R0
SYMATTR InstName R1
SYMATTR Value 10Meg
SYMBOL ind -96 112 R0
WINDOW 3 85 -179 Left 2
SYMATTR InstName L1
SYMATTR Value Hc=28.65 Bs=0.35 Br=0.22 A={A} Lm={Lm} Lg={Lg} N={N}
SYMBOL g 96 448 M0
SYMATTR InstName G3
SYMATTR Value 1
SYMBOL g 224 576 R0
SYMATTR InstName G6
SYMATTR Value 1
SYMBOL g2 560 560 M180
SYMATTR InstName G7
SYMATTR Value {Nf}
SYMBOL g2 432 688 R180
SYMATTR InstName G8
SYMATTR Value {Nf}
SYMBOL res 304 416 R0
SYMATTR InstName R2
SYMATTR Value 10Meg
SYMBOL res 800 512 R0
SYMATTR InstName R3
SYMATTR Value 10Meg
SYMBOL res 800 112 R0
SYMATTR InstName R4
SYMATTR Value 10Meg
SYMBOL voltage -224 128 R0
WINDOW 3 -297 17 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value SINE(0 1 1000 0 0 0)
SYMBOL res -96 16 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R5
SYMATTR Value 10m
SYMBOL res 1184 -16 R0
SYMATTR InstName R6
SYMATTR Value 1
SYMBOL bv 1120 -16 R0
WINDOW 3 -72 175 Left 2
SYMATTR InstName B1
SYMATTR Value V=idt(v(vprim))/(A*N)
SYMBOL res 1552 -16 R0
SYMATTR InstName R7
SYMATTR Value 1
SYMBOL bv 1488 -16 R0
WINDOW 3 -47 169 Left 2
SYMATTR InstName B2
SYMATTR Value V=I(L1)*(N/Le)
TEXT -16 -184 Left 2 !.param Ns=1 Nf=1
TEXT -16 -640 Left 2 !.tran 0 150m 100m 10u
TEXT -16 -480 Left 2 !.param N 20
TEXT 1152 -120 Left 2 ;B
TEXT -16 -264 Left 2 !.param A 0.0000129
TEXT -16 -408 Left 2 !.param Lg 0
TEXT -16 -336 Left 2 !.param Lm 0.0295
TEXT 392 -408 Left 2 ;Gap length
TEXT 392 -344 Left 2 ;In core length
TEXT 392 -264 Left 2 ;Area
TEXT 392 -480 Left 2 ;Turns
TEXT 1520 -120 Left 2 ;H
TEXT 744 -688 Left 2 !.param Le={Lg+Lm}
RECTANGLE Normal 736 384 -16 -16 2
RECTANGLE Normal 736 800 -16 400 2
RECTANGLE Normal 1664 208 1008 -160 2
RECTANGLE Normal 576 -144 -80 -512 2
CIRCLE Normal 720 16 704 0 2
CIRCLE Normal 720 448 704 432 2
CIRCLE Normal 16 16 0 0 2

11
transformer.log Normal file
View File

@ -0,0 +1,11 @@
LTspice 24.0.9 for Windows
Circuit: * Z:\home\zychlix\projekty\Magisterka_symulacje\transformer.asc
Start Time: Wed Apr 1 13:32:51 2026
solver = Normal
Maximum thread count: 12
tnom = 27
temp = 27
method = modified trap
.OP point found by inspection.
Total elapsed time: 4.365 seconds.

35
transformer.net Normal file
View File

@ -0,0 +1,35 @@
* Z:\home\zychlix\projekty\Magisterka_symulacje\transformer.asc
G1 0 Vprim N002 0 1
G2 0 N002 Vprim 0 1
G4 N003 0 N002 0 {Ns}
G5 N002 0 N003 0 {Ns}
R1 N002 0 10Meg
L1 Vprim 0 Hc=28.65 Bs=0.35 Br=0.22 A={A} Lm={Lm} Lg={Lg} N={N}
G3 0 Vprim N004 0 1
G6 0 N004 Vprim 0 1
G7 N005 0 N004 0 {Nf}
G8 N004 0 N005 0 {Nf}
R2 N004 0 10Meg
R3 N005 0 10Meg
R4 N003 0 10Meg
V1 N001 0 SINE(0 1 1000 0 0 0)
R5 Vprim N001 10m
R6 B 0 1
B1 B 0 V=idt(v(vprim))/(A*N)
R7 H 0 1
B2 H 0 V=I(L1)*(N/Le)
.param Ns=1 Nf=1
.tran 0 150m 100m 10u
.param N 20
* B
.param A 0.0000129
.param Lg 0
.param Lm 0.0295
* Gap length
* In core length
* Area
* Turns
* H
.param Le={Lg+Lm}
.backanno
.end

BIN
transformer.op.raw Normal file

Binary file not shown.

BIN
transformer.raw Normal file

Binary file not shown.